No signal on WAN + cannot access LAN

Hm, can you try to specify the baudrate?
kwboot -t -p -b uboot-devel -B 115200 /dev/ttyS1

@GNUmer I have recorded an asciicast how does the serial boot works. Turris Omnia serial boot - asciinema
and how does the update works Turris Omnia bootloader update - asciinema

1 Like

What is “kokotina.pdf”?

1 Like

I got kwboot to work but apparently the DDR3 training sequence is failing.
Here’s the log:

High speed PHY - Ended Successfully
mv_ddr: 14.0.0 
WL Supp: IF 0 bus_id 3 Failed !
WL Supp: CS# 0: IF 0 failed
ddr3_tip_dynamic_write_leveling_supp failure
Title: I/F# , Tj, Calibration_n0, Calibration_p0, Calibration_n1, Calibration_p1,   Calibration_n2, Calibration_p2,CS0 , 
VWTx, VWRx, WL_tot, WL_ADLL, WL_PH, RL_Tot, RL_ADLL, RL_PH, RL_Smp, Cen_tx, Cen_rx, Vref, DQVref,		PBSTx-Pad0,PBSTx-Pad1,PBSTx-Pad2,PBSTx-Pad3,PBSTx-Pad4,PBSTx-Pad5,PBSTx-Pad6,PBSTx-Pad7,PBSTx-Pad8,PBSTx-Pad9,PBSTx-Pad10,	PBSRx-Pad0,PBSRx-Pad1,PBSRx-Pad2,PBSRx-Pad3,PBSRx-Pad4,PBSRx-Pad5,PBSRx-Pad6,PBSRx-Pad7,PBSRx-Pad8,PBSRx-Pad9,PBSRx-Pad10,

Data: 0,58,18,14,18,15,20,20,CS0 ,
0,0,10,10,0,421,5,1,6,23,10,4,0, 0,0,0,0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0,0,0,0,
0,0,7,7,0,420,4,1,6,20,10,4,0, 0,0,0,0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0,0,0,0,
0,0,7,7,0,420,4,1,6,20,10,4,0, 0,0,0,0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0,0,0,0,
0,0,11,11,0,421,5,1,6,24,10,4,0, 0,0,0,0,0,0,0,0,0,0,0, 0,0,0,0,0,0,0,0,0,0,0,

********   DRAM initialization Failed (res 0x1)   ********
DDR3 Training Sequence - FAILED
ddr3_init() failed: 1
### ERROR ### Please RESET the board ###

It seems that now it boots correctly with kwboot, but the booting process isn’t persistent and cannot enter any commands after booting successfully with kwboot. What could be the reason for not being able to give the Omnia commands via kwboot?

so it seems that the bootloader cannot complete mv_ddr which results in xmodem timeout and the router rebooting to try to cycle the boot to fix it.

I got some of the actual U-boot output but didn’t have time to capture it. It scanned the eMMC and complained about undefined instructions before resetti g.